iverilog/ivtest/ivltests/decl_before_use4.v

13 lines
99 B
Verilog

module test();
initial begin
@(e);
$display("FAILED");
end
event e;
initial ->e;
endmodule