iverilog/ivtest/ivltests/decl_before_use2.v

module test();

assign w = 1;

initial begin
  $display("%b", w);
  $display("FAILED");
end

wire [7:0] w;

endmodule