iverilog/ivtest/ivltests/br_gh1175c.v

6 lines
86 B
Verilog

primitive id_0(output id_2, input id_1);
table
0 : 0 0;
endtable
endprimitive