iverilog/ivtest/ivltests/br_gh1104_src1.v

6 lines
53 B
Verilog

module test;
initial $display("FAILED");
endmodule