iverilog/ivtest/ivltests/decl_before_use5.v

11 lines
128 B
Verilog

module test();
initial begin
$display("%b", w);
$display("used before declaration");
end
localparam w = 8'hAA;
endmodule