iverilog/ivtest/ivltests/decl_before_use3.v

11 lines
101 B
Verilog

module test();
initial begin
->e;
$display("used before declaration");
end
event e;
endmodule