iverilog/ivtest/fpga_tests/bufifab.v

7 lines
121 B
Verilog

module bufifab (output Out0, output Out1, input I, input E);
bufif0 (Out0, I, E);
bufif1 (Out1, I, E);
endmodule