luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fixe .cast documentation. 

(cherry picked from commit a228d53cc2)
This commit is contained in:
Cary R 2009-12-13 17:29:12 -08:00 committed by Stephen Williams
parent d35d542b9e
commit fdbc212349
1 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
vvp/README.txt
View File

@ -352,18 +352,18 @@ CAST STATEMENTS:
Sometimes nets need to be cast from a real valued net to a bit based
net or from a bit based net to a real valued net. These statements
are used to performa that operation:
are used to perform that operation:
<label> .case/int <width>, <symbol>;
<label> .case/real <symbol>;
<label> .case/real.s <symbol>;
<label> .cast/int <width>, <symbol>;
<label> .cast/real <symbol>;
<label> .cast/real.s <symbol>;
For .case/int the output <label> is a bit based net that is <width>
For .cast/int the output <label> is a bit based net that is <width>
bits wide. The input <symbol> is expected to put real values to
this functor.
For .case/real the output <label> is a real valued net. The input
<symbol> is expected to put bit based values and for .case/real.s
For .cast/real the output <label> is a real valued net. The input
<symbol> is expected to put bit based values and for .cast/real.s
the bits will be interpreted as a signed value.
DELAY STATEMENTS: