luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Stubs so that cygwin port will link ivl.

This commit is contained in:
steve 2000-10-16 22:44:54 +00:00
parent 90ae46476c
commit f5fae7f271
3 changed files with 12 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
.cvsignore
View File

@ -6,12 +6,10 @@ syn-rules.cc
syn-rules.cc.output syn-rules.cc.output
lexor.cc lexor.cc
ivl ivl
ivl.exp
dep dep
configure configure
Makefile Makefile
verilog
gverilog
iverilog
config.status config.status
config.log config.log
config.cache config.cache

2
ivl.def
View File

@ -49,7 +49,7 @@ ivl_process_stmt
ivl_statement_type ivl_statement_type
ivl_stmt_block_count ivl_stmt_block_count
ivl_stmt_blocl_stmt ivl_stmt_block_stmt
ivl_stmt_cond_expr ivl_stmt_cond_expr
ivl_stmt_cond_false ivl_stmt_cond_false
ivl_stmt_cond_true ivl_stmt_cond_true

11
t-dll-api.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/ */
#if !defined(WINNT) && !defined(macintosh) #if !defined(WINNT) && !defined(macintosh)
#ident "$Id: t-dll-api.cc,v 1.12 2000/10/15 04:46:23 steve Exp $" #ident "$Id: t-dll-api.cc,v 1.13 2000/10/16 22:44:54 steve Exp $"
#endif #endif
# include "t-dll.h" # include "t-dll.h"
@ -146,6 +146,12 @@ extern "C" ivl_expr_t ivl_expr_oper2(ivl_expr_t net)
return 0; return 0;
} }
extern "C" ivl_expr_t ivl_expr_oper3(ivl_expr_t net)
{
assert(net);
return 0;
}
extern "C" int ivl_expr_signed(ivl_expr_t net) extern "C" int ivl_expr_signed(ivl_expr_t net)
{ {
assert(net); assert(net);
@ -416,6 +422,9 @@ extern "C" ivl_statement_t ivl_stmt_sub_stmt(ivl_statement_t net)
/* /*
* $Log: t-dll-api.cc,v $ * $Log: t-dll-api.cc,v $
* Revision 1.13 2000/10/16 22:44:54 steve
* Stubs so that cygwin port will link ivl.
*
* Revision 1.12 2000/10/15 04:46:23 steve * Revision 1.12 2000/10/15 04:46:23 steve
* Scopes and processes are accessible randomly from * Scopes and processes are accessible randomly from
* the design, and signals and logic are accessible * the design, and signals and logic are accessible