luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Detect proper support for missing else_ without latches (synthesis)

This commit is contained in:
Stephen Williams 2014-02-15 14:54:58 -08:00
parent 463407572f
commit f43080fbcb
1 changed files with 18 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

28
synth2.cc
View File

@ -366,10 +366,17 @@ bool NetCondit::synth_async(Design*des, NetScope*scope,
return false;
}
if (else_ == 0) {
cerr << get_fileline() << ": warning: Asynchronous if statement"
<< " is missing the else clause, and I" << endl;
cerr << get_fileline() << ": : don't know how to check"
<< " for latches yet." << endl;
bool latch_flag = false;
for (unsigned idx = 0 ; idx < nex_out.pin_count() ; idx += 1) {
if (! accumulated_nex_out.pin(idx).is_linked())
latch_flag = true;
}
if (latch_flag) {
cerr << get_fileline() << ": error: Asynchronous if statement"
<< " cannot synthesize missing \"else\""
<< " without generating latches." << endl;
return false;
}
}
ivl_assert(*this, if_ != 0);
@ -389,16 +396,17 @@ bool NetCondit::synth_async(Design*des, NetScope*scope,
NetBus btmp(scope, nex_out.pin_count());
NetBus bsig(scope, nex_out.pin_count());
if (else_) {
flag = else_->synth_async(des, scope, nex_map, bsig, btmp);
if (!flag) {
return false;
}
} else {
if (else_==0) {
for (unsigned idx = 0 ; idx < nex_out.pin_count() ; idx += 1) {
connect(bsig.pin(idx), accumulated_nex_out.pin(idx));
accumulated_nex_out.pin(idx).unlink();
}
} else {
flag = else_->synth_async(des, scope, nex_map, bsig, btmp);
if (!flag) {
return false;
}
}
ivl_assert(*this, nex_out.pin_count()==asig.pin_count());