luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Report some missed emit error count.

This commit is contained in:
Stephen Williams 2011-08-21 16:40:06 -07:00
parent a46c66130b
commit e6a9b5532a
3 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vhdlpp/architec_emit.cc
View File

@ -161,7 +161,7 @@ int ProcessStatement::emit(ostream&out, Entity*ent, Architecture*arc)
for (list<SequentialStmt*>::iterator cur = statements_list_.begin()
; cur != statements_list_.end() ; ++cur) {
(*cur)->emit(out, ent, arc);
errors += (*cur)->emit(out, ent, arc);
}
out << "end" << endl;

4
vhdlpp/entity_emit.cc
View File

@ -62,11 +62,11 @@ int Entity::emit(ostream&out)
break;
case PORT_IN:
out << "input ";
decl.emit(out, port->name);
errors += decl.emit(out, port->name);
break;
case PORT_OUT:
out << "output ";
decl.emit(out, port->name);
errors += decl.emit(out, port->name);
break;
}
}

4
vhdlpp/sequential_emit.cc
View File

@ -92,7 +92,7 @@ int SignalSeqAssignment::emit(ostream&out, Entity*ent, Architecture*arc)
} else {
Expression*tmp = waveform_.front();
out << " <= ";
tmp->emit(out, ent, arc);
errors += tmp->emit(out, ent, arc);
out << ";" << endl;
}
@ -106,7 +106,7 @@ int VariableSeqAssignment::emit(ostream&out, Entity*ent, Architecture*arc)
errors += lval_->emit(out, ent, arc);
out << " = ";
rval_->emit(out, ent, arc);
errors += rval_->emit(out, ent, arc);
out << ";" << endl;
return errors;