luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Handle total lack of signals or nodes.

This commit is contained in:
steve 1999-06-15 05:38:15 +00:00
parent d0afc9adee
commit e699787de9
1 changed files with 6 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
design_dump.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#if !defined(WINNT)
#ident "$Id: design_dump.cc,v 1.28 1999/06/09 03:00:05 steve Exp $"
#ident "$Id: design_dump.cc,v 1.29 1999/06/15 05:38:15 steve Exp $"
#endif
/*
@ -592,7 +592,7 @@ void Design::dump(ostream&o) const
o << "ELABORATED SIGNALS:" << endl;
// Dump the signals,
{
if (signals_) {
NetNet*cur = signals_->sig_next_;
do {
cur->dump_net(o, 0);
@ -612,7 +612,7 @@ void Design::dump(ostream&o) const
o << "ELABORATED NODES:" << endl;
// dump the nodes,
{
if (nodes_) {
NetNode*cur = nodes_->node_next_;
do {
cur->dump_node(o, 0);
@ -630,6 +630,9 @@ void Design::dump(ostream&o) const
/*
* $Log: design_dump.cc,v $
* Revision 1.29 1999/06/15 05:38:15 steve
* Handle total lack of signals or nodes.
*
* Revision 1.28 1999/06/09 03:00:05 steve
* Add support for procedural concatenation expression.
*