luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-08-22 13:57:18 +02:00
Code Issues Packages Projects Releases Wiki Activity

Division and modulus operators

Browse Source
This commit is contained in:
Nick Gasson
2008-08-07 14:18:26 +01:00
parent 28d782e13c
commit e4d0a92d7c
4 changed files with 13 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
tgt-vhdl/expr.cc
+6
View File
@@ -270,6 +270,12 @@ static vhdl_expr *translate_binary(ivl_expr_t e)
case '*':
result = translate_numeric(lhs, rhs, VHDL_BINOP_MULT);
break;
case '/':
result = translate_numeric(lhs, rhs, VHDL_BINOP_DIV);
break;
case '%':
result = translate_numeric(lhs, rhs, VHDL_BINOP_MOD);
break;
case 'e':
result = translate_relation(lhs, rhs, VHDL_BINOP_EQ);
break;