luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix Makefile and scope.cc in tgt-pcb

This commit is contained in:
Cary R 2013-07-09 18:53:10 -07:00
parent e30334e527
commit dbd05557ca
2 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tgt-pcb/Makefile.in
View File

@ -43,7 +43,7 @@ INCLUDE_PATH = -I. -I.. -I$(srcdir) -I$(srcdir)/..
endif
CPPFLAGS = $(INCLUDE_PATH) @CPPFLAGS@ @DEFS@ @PICFLAG@
CFLAGS = @WARNING_FLAGS@ @CFLAGS@
CXXFLAGS = @WARNING_FLAGS@ @CXXFLAGS@
LDFLAGS = @LDFLAGS@
O = pcb.o scope.o show_netlist.o show_pcb.o footprint.o fp.o fp_lex.o

3
tgt-pcb/scope.cc
View File

@ -43,7 +43,6 @@ static string wire_name(ivl_signal_t sig);
int scan_scope(ivl_scope_t scope)
{
int black_box_flag = 0;
int idx;
map<string,attr_value> attrs;
@ -51,7 +50,7 @@ int scan_scope(ivl_scope_t scope)
// black_box attribute. While we are at it, save the collected
// attributes into a map that we can pass on to the processing
// functions.
for (idx = 0 ; idx < ivl_scope_attr_cnt(scope) ; idx += 1) {
for (unsigned idx = 0 ; idx < ivl_scope_attr_cnt(scope) ; idx += 1) {
ivl_attribute_t attr = ivl_scope_attr_val(scope, idx);
string attr_key = attr->key;