luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Make sure the renamed signal is used in the sensitivity list

This commit is contained in:
Nick Gasson 2008-07-03 16:13:02 +01:00
parent fb08164cbc
commit dbbadbc309
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tgt-vhdl/scope.cc
View File

@ -185,7 +185,7 @@ static std::string make_safe_name(ivl_signal_t sig)
const char *vhdl_reserved[] = {
"in", "out", "entity", "architecture", "inout", "array",
"is", "not", "and", "or", "bus", // Etc...
"is", "not", "and", "or", "bus", "bit", // Etc...
NULL
};
for (const char **p = vhdl_reserved; *p != NULL; p++) {

4
tgt-vhdl/stmt.cc
View File

@ -354,13 +354,13 @@ static int draw_wait(vhdl_procedural *_proc, stmt_container *container,
ivl_signal_t sig;
if ((sig = ivl_nexus_ptr_sig(nexus_ptr))) {
const char *signame = ivl_signal_basename(sig);
std::string signame(get_renamed_signal(sig));
// Only add this signal to the sensitivity if it's part
// of the containing architecture (i.e. it has already
// been declared)
if (proc->get_scope()->get_parent()->have_declared(signame)) {
proc->add_sensitivity(signame);
proc->add_sensitivity(signame.c_str());
non_edges.push_back(signame);
break;
}