luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

The IVL_SIT_WIRE type does not exist, it is a 

synonym for IVL_SIT_TRI.
This commit is contained in:
steve 2001-12-15 02:13:17 +00:00
parent ace6b0a767
commit da09d4c6e6
4 changed files with 24 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
ivl_target.h
View File

@ -19,7 +19,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#if !defined(WINNT) && !defined(macintosh)
#ident "$Id: ivl_target.h,v 1.89 2001/12/06 03:11:00 steve Exp $"
#ident "$Id: ivl_target.h,v 1.90 2001/12/15 02:13:17 steve Exp $"
#endif
#ifdef __cplusplus
@ -258,7 +258,6 @@ typedef enum ivl_signal_type_e {
IVL_SIT_TRIAND,
IVL_SIT_TRIOR,
IVL_SIT_WAND,
IVL_SIT_WIRE,
IVL_SIT_WOR
} ivl_signal_type_t;
@ -977,6 +976,10 @@ _END_DECL
/*
* $Log: ivl_target.h,v $
* Revision 1.90 2001/12/15 02:13:17 steve
* The IVL_SIT_WIRE type does not exist, it is a
* synonym for IVL_SIT_TRI.
*
* Revision 1.89 2001/12/06 03:11:00 steve
* Add ivl_logic_delay function to ivl_target.
*

8
t-dll.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#if !defined(WINNT) && !defined(macintosh)
#ident "$Id: t-dll.cc,v 1.72 2001/12/14 02:05:13 steve Exp $"
#ident "$Id: t-dll.cc,v 1.73 2001/12/15 02:13:17 steve Exp $"
#endif
# include "config.h"
@ -1650,7 +1650,7 @@ void dll_target::signal(const NetNet*net)
case NetNet::WIRE:
case NetNet::IMPLICIT:
obj->type_ = IVL_SIT_WIRE;
obj->type_ = IVL_SIT_TRI;
break;
case NetNet::WOR:
@ -1719,6 +1719,10 @@ extern const struct target tgt_dll = { "dll", &dll_target_obj };
/*
* $Log: t-dll.cc,v $
* Revision 1.73 2001/12/15 02:13:17 steve
* The IVL_SIT_WIRE type does not exist, it is a
* synonym for IVL_SIT_TRI.
*
* Revision 1.72 2001/12/14 02:05:13 steve
* Parse and handle drive strengths of gates to vvp.
*

10
tgt-stub/stub.c
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#if !defined(WINNT) && !defined(macintosh)
#ident "$Id: stub.c,v 1.50 2001/09/30 16:45:10 steve Exp $"
#ident "$Id: stub.c,v 1.51 2001/12/15 02:13:17 steve Exp $"
#endif
# include "config.h"
@ -408,8 +408,8 @@ static void show_signal(ivl_signal_t net)
case IVL_SIT_REG:
type = "reg";
break;
case IVL_SIT_WIRE:
type = "wire";
case IVL_SIT_TRI:
type = "tri";
break;
case IVL_SIT_SUPPLY0:
type = "supply0";
@ -606,6 +606,10 @@ int target_design(ivl_design_t des)
/*
* $Log: stub.c,v $
* Revision 1.51 2001/12/15 02:13:17 steve
* The IVL_SIT_WIRE type does not exist, it is a
* synonym for IVL_SIT_TRI.
*
* Revision 1.50 2001/09/30 16:45:10 steve
* Fix some Cygwin DLL handling. (Venkat Iyer)
*

8
tgt-verilog/verilog.c
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#if !defined(WINNT) && !defined(macintosh)
#ident "$Id: verilog.c,v 1.25 2001/09/30 16:45:10 steve Exp $"
#ident "$Id: verilog.c,v 1.26 2001/12/15 02:13:17 steve Exp $"
#endif
# include "config.h"
@ -60,7 +60,7 @@ static void draw_scoped_objects(ivl_design_t des)
fprintf(out, " reg %s;\n",
ivl_signal_basename(sig));
break;
case IVL_SIT_WIRE:
case IVL_SIT_TRI:
fprintf(out, " wire %s;\n", ivl_signal_basename(sig));
break;
default:
@ -439,6 +439,10 @@ int target_design(ivl_design_t des)
/*
* $Log: verilog.c,v $
* Revision 1.26 2001/12/15 02:13:17 steve
* The IVL_SIT_WIRE type does not exist, it is a
* synonym for IVL_SIT_TRI.
*
* Revision 1.25 2001/09/30 16:45:10 steve
* Fix some Cygwin DLL handling. (Venkat Iyer)
*