parent
d2c52ff35b
commit
d90ce68f5d
2
HName.h
2
HName.h
|
|
@ -57,7 +57,7 @@ class hname_t {
|
|||
|
||||
private:
|
||||
perm_string name_;
|
||||
// If the number is anything other then INT_MIN, then this is
|
||||
// If the number is anything other than INT_MIN, then this is
|
||||
// the numeric part of the name. Otherwise, it is not part of
|
||||
// the name at all.
|
||||
int number_;
|
||||
|
|
|
|||
|
|
@ -1373,7 +1373,7 @@ NetExpr* PEIdent::elaborate_expr_param(Design*des,
|
|||
par_mv = par_me->value().as_long();
|
||||
par_lv = par_le->value().as_long();
|
||||
}
|
||||
/* Convert the index to cannonical bit address. */
|
||||
/* Convert the index to canonical bit address. */
|
||||
long ridx = rv.as_long();
|
||||
if (par_mv >= par_lv) {
|
||||
ridx -= par_lv;
|
||||
|
|
|
|||
|
|
@ -154,7 +154,7 @@
|
|||
*
|
||||
* The POST_MAP compiler directive causes the GSR manipulations
|
||||
* included in the test bench to be compiled in, to simulate the chip
|
||||
* startup. Other then that, the test bench runs the post-map design
|
||||
* startup. Other than that, the test bench runs the post-map design
|
||||
* the same way the pre-synthesis design works.
|
||||
*
|
||||
* Run this design with the command:
|
||||
|
|
|
|||
|
|
@ -114,7 +114,7 @@ void join_island(NetObj*obj)
|
|||
|
||||
// If that is an uncommitted branch, then save
|
||||
// it. When I finally choose an island for self,
|
||||
// these branches will be scanned so tha they join
|
||||
// these branches will be scanned so that they join
|
||||
// this island as well.
|
||||
if (tmp_branch->island == 0) {
|
||||
uncommitted_neighbors.push_back(tmp);
|
||||
|
|
|
|||
|
|
@ -1379,7 +1379,7 @@ class NetSysFunc : public NetNode {
|
|||
class NetTran : public NetNode, public IslandBranch {
|
||||
|
||||
public:
|
||||
// Tran devices other then TRAN_VP
|
||||
// Tran devices other than TRAN_VP
|
||||
NetTran(NetScope*scope, perm_string n, ivl_switch_type_t type);
|
||||
// Create a TRAN_VP
|
||||
NetTran(NetScope*scope, perm_string n, unsigned wid,
|
||||
|
|
|
|||
2
parse.y
2
parse.y
|
|
@ -1186,7 +1186,7 @@ expr_primary
|
|||
}
|
||||
|
||||
/* Many of the VAMS built-in functions are available as builtin
|
||||
functions with $system_function equivilents. */
|
||||
functions with $system_function equivalents. */
|
||||
|
||||
| K_acos '(' expression ')'
|
||||
{ perm_string tn = perm_string::literal("$acos");
|
||||
|
|
|
|||
|
|
@ -143,7 +143,7 @@ typedef struct t_vpi_value {
|
|||
(1) The number of delays to be retrieved
|
||||
( normally this is used in vpi_get_delays (..) )
|
||||
{
|
||||
(1.1) Setted by "no_of_delays" field
|
||||
(1.1) Set by "no_of_delays" field
|
||||
|
||||
(1.2) For the primitive_object, the no_of_delays
|
||||
shall be 2 or 3
|
||||
|
|
|
|||
|
|
@ -141,7 +141,7 @@ struct __vpiCallback {
|
|||
// scheduled event
|
||||
struct sync_cb* cb_sync;
|
||||
|
||||
// The calback holder may use this for various purposes.
|
||||
// The callback holder may use this for various purposes.
|
||||
long extra_data;
|
||||
|
||||
// Used for listing callbacks.
|
||||
|
|
|
|||
|
|
@ -1586,7 +1586,7 @@ static unsigned long divide2words(unsigned long a, unsigned long b,
|
|||
|
||||
// Now result*b + {high,a} == the input {high,a}. It is
|
||||
// possible that the new high >= 1. If so, it will
|
||||
// certainly be less then high from the previous
|
||||
// certainly be less than high from the previous
|
||||
// iteration. Do another iteration and it will shrink,
|
||||
// eventually to 0.
|
||||
}
|
||||
|
|
|
|||
|
|
@ -32,7 +32,7 @@
|
|||
|
||||
/*
|
||||
* Islands are mutually connected bidirectional meshes that have a
|
||||
* discipline other then the implicit ddiscipline of the rest of the
|
||||
* discipline other than the implicit ddiscipline of the rest of the
|
||||
* run time.
|
||||
*
|
||||
* In the vvp input, an island is created with this record:
|
||||
|
|
|
|||
Loading…
Reference in New Issue