luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-08-28 16:53:45 +02:00
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #1270 from wsnyder/pr1008_finish

Browse Source 
Update pr1008.v test to $finish
This commit is contained in:
Cary R.
2025-09-02 07:51:04 -07:00
committed by GitHub
parent dad78d5258 d400fa21bd
commit d67d3323ad
1 changed files with 5 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
ivtest/ivltests/pr1008.v
+5 -1
View File
@@ -10,13 +10,17 @@ reg a;
reg b;
initial begin
$monitor("b = %b", b);
$monitor("b = %b", b);
#1;
a = 1;
#2;
a = 0;
#2;
a = 1;
`ifdef VERILATOR
#3;
$finish; // Always @* in Verilator isn't input-sensitive, loops forever
`endif
end
/* This generated the error: