luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #682 from je-miralles/em_docs 

Escape special chars for sphinx markup warnings
This commit is contained in:
Stephen Williams 2022-04-13 07:46:23 -07:00 committed by GitHub
parent 27b09f5d72 a4a60ec07b
commit d53e4dff2f
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Documentation/targets/pcb.rst
View File

@ -33,7 +33,7 @@ Flags
Attributes Summary Attributes Summary
------------------ ------------------
Attributes are attached to various constructs using the Verilog "(* *)" Attributes are attached to various constructs using the Verilog "(\* \*)"
attribute syntax. attribute syntax.
* ivl_black_box * ivl_black_box

4
Documentation/usage/verilog_attributes.rst
View File

@ -3,10 +3,10 @@ Verilog Attributes
================== ==================
This is a description of the various attributes that the Icarus Verilog tools This is a description of the various attributes that the Icarus Verilog tools
understand. The attributes are attached to objects using the "(* ... *)" understand. The attributes are attached to objects using the "(\* ... \*)"
syntax, which is described by the Verilog LRM. syntax, which is described by the Verilog LRM.
Attributes that start with "ivl_" are Icarus Verilog specific are are probably Attributes that start with "ivl\_" are Icarus Verilog specific are are probably
ignored by other tools. ignored by other tools.
Optimizations Optimizations