luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Cleanup space issues

This commit is contained in:
Cary R 2024-01-20 11:25:35 -08:00
parent f781940444
commit d42f97ecbe
4 changed files with 10 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
ivtest/vpi/br_gh1041b.v
View File

@ -15,4 +15,3 @@ module test(w);
$display($time, ": Wire a is now ", a);
end
endmodule

4
tgt-vvp/vvp_proc_loops.c
View File

@ -1,5 +1,5 @@
/*
* Copyright (c) 2001-2023 Stephen Williams (steve@icarus.com)
* Copyright (c) 2001-2024 Stephen Williams (steve@icarus.com)
*
* This source code is free software; you can redistribute it
* and/or modify it in source code form under the terms of the GNU
@ -120,7 +120,7 @@ int show_stmt_forloop(ivl_statement_t net, ivl_scope_t scope)
rc += show_statement(ivl_stmt_init_stmt(net), scope);
/* Top of the loop, draw the condition test. */
fprintf(vvp_out, "T_%u.%u ; Top of for-loop \n", thread_count, top_label);
fprintf(vvp_out, "T_%u.%u ; Top of for-loop\n", thread_count, top_label);
int use_flag = draw_eval_condition(ivl_stmt_cond_expr(net));
fprintf(vvp_out, " %%jmp/0xz T_%u.%u, %d;\n",
thread_count, out_label, use_flag);