luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #1042 from steveicarus/steveicarus/remove-regress-v10 

ivtest: Remove the regress-v10 test list
This commit is contained in:
Stephen Williams 2023-12-10 20:09:11 -08:00 committed by GitHub
parent 987b7d1dc0 0be07afab3
commit d39e8cfc3c
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
18 changed files with 16 additions and 559 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
ivtest/gold/br1003a-v10.gold
View File

@ -1,5 +0,0 @@
Time scale of (top) is 1ns / 1ps
Time scale of (top) is 1ns / 1ps
Time scale of (testclass) is 100ps / 10ps
50 5
PASSED

5
ivtest/gold/br1003b-v10.gold
View File

@ -1,5 +0,0 @@
Time scale of (top) is 1ns / 1ps
Time scale of (top) is 1ns / 1ps
Time scale of (delay) is 100ps / 10ps
50 5
PASSED

5
ivtest/gold/br1003c-v10.gold
View File

@ -1,5 +0,0 @@
Time scale of (top) is 1ns / 1ps
Time scale of (top) is 1ns / 1ps
Time scale of (delay) is 100ps / 10ps
50 5
PASSED

4
ivtest/gold/br975-v10.gold
View File

@ -1,4 +0,0 @@
./ivltests/br975.v:12: error: duplicate declaration for net or variable 'w1' in 'bug'.
./ivltests/br975.v:15: error: duplicate declaration for net or variable 'd1' in 'bug'.
./ivltests/br975.v:18: error: duplicate declaration for net or variable 'e1' in 'bug'.
./ivltests/br975.v:21: error: duplicate declaration for net or variable 'r1' in 'bug'.

1
ivtest/gold/fdisplay_fail_fd-v10.gold
View File

@ -1 +0,0 @@
WARNING: ./ivltests/fdisplay_fail_fd.v:4: invalid file descriptor/MCD (0x8000000f) given to $fdisplay.

1
ivtest/gold/fdisplay_fail_mcd-v10.gold
View File

@ -1 +0,0 @@
WARNING: ./ivltests/fdisplay_fail_mcd.v:4: invalid file descriptor/MCD (0x40000000) given to $fdisplay.

8
ivtest/gold/pr1698820-v10.gold
View File

@ -1,8 +0,0 @@
The variable is 10
The variable is 01010
The variable is 12
The variable is 0a
The variable is 10
The variable is 01010
The variable is 12
The variable is 0a

14
ivtest/gold/pr1704726a-v10.gold
View File

@ -1,14 +0,0 @@
./ivltests/pr1704726a.v:8: error: duplicate definition for parameter 'name_pp' in 'top'.
./ivltests/pr1704726a.v:11: error: parameter and localparam in 'top' have the same name 'name_pl'.
./ivltests/pr1704726a.v:14: error: localparam and parameter in 'top' have the same name 'name_lp'.
./ivltests/pr1704726a.v:17: error: duplicate definition for localparam 'name_ll' in 'top'.
./ivltests/pr1704726a.v:24: error: genvar 'name_vv' has already been declared.
./ivltests/pr1704726a.v:23: the previous declaration is here.
./ivltests/pr1704726a.v:33: error: duplicate definition for task 'name_tt' in 'top'.
./ivltests/pr1704726a.v:43: error: duplicate definition for task 'name_tt' in 'top' (generate).
./ivltests/pr1704726a.v:39: warning: Anachronistic use of named begin/end to surround generate schemes.
./ivltests/pr1704726a.v:57: error: duplicate definition for function 'name_ff' in 'top'.
./ivltests/pr1704726a.v:69: error: duplicate definition for function 'name_ff' in 'top' (generate).
./ivltests/pr1704726a.v:64: warning: Anachronistic use of named begin/end to surround generate schemes.
./ivltests/pr1704726a.v:81: error: duplicate definition for named event 'name_ee' in 'top'.
./ivltests/pr1704726a.v:87: error: duplicate definition for specparam 'name_ss' in 'top'.

66
ivtest/gold/pr1704726c-v10.gold
View File

@ -1,66 +0,0 @@
./ivltests/pr1704726c.v:517: warning: Anachronistic use of named begin/end to surround generate schemes.
./ivltests/pr1704726c.v:527: warning: Anachronistic use of named begin/end to surround generate schemes.
./ivltests/pr1704726c.v:538: warning: Anachronistic use of named begin/end to surround generate schemes.
./ivltests/pr1704726c.v:551: warning: Anachronistic use of named begin/end to surround generate schemes.
./ivltests/pr1704726c.v:559: warning: Anachronistic use of named begin/end to surround generate schemes.
./ivltests/pr1704726c.v:569: warning: Anachronistic use of named begin/end to surround generate schemes.
./ivltests/pr1704726c.v:577: warning: Anachronistic use of named begin/end to surround generate schemes.
./ivltests/pr1704726c.v:584: warning: Anachronistic use of named begin/end to surround generate schemes.
./ivltests/pr1704726c.v:589: warning: Anachronistic use of named begin/end to surround generate schemes.
./ivltests/pr1704726c.v:4: error: parameter and genvar in 'top' have the same name 'name_v'.
./ivltests/pr1704726c.v:5: error: localparam and genvar in 'top' have the same name 'name_lpv'.
./ivltests/pr1704726c.v:46: error: task and parameter in 'top' have the same name 'name_t'.
./ivltests/pr1704726c.v:60: error: task and genvar in 'top' have the same name 'name_tv'.
./ivltests/pr1704726c.v:68: error: function and parameter in 'top' have the same name 'name_f'.
./ivltests/pr1704726c.v:77: error: function and task in 'top' have the same name 'name_ft'.
./ivltests/pr1704726c.v:92: error: function and genvar in 'top' have the same name 'name_fv'.
./ivltests/pr1704726c.v:101: error: module <test> instance and parameter in 'top' have the same name 'name_i'.
./ivltests/pr1704726c.v:107: error: module <test> instance and task in 'top' have the same name 'name_it'.
./ivltests/pr1704726c.v:114: error: module <test> instance and function in 'top' have the same name 'name_if'.
./ivltests/pr1704726c.v:123: error: module <test> instance and genvar in 'top' have the same name 'name_iv'.
./ivltests/pr1704726c.v:127: error: module <test> instance and module <test> instance in 'top' have the same name 'name_ii'.
./ivltests/pr1704726c.v:133: error: named block and parameter in 'top' have the same name 'name_b'.
./ivltests/pr1704726c.v:141: error: named block and task in 'top' have the same name 'name_bt'.
./ivltests/pr1704726c.v:150: error: named block and function in 'top' have the same name 'name_bf'.
./ivltests/pr1704726c.v:161: error: named block and genvar in 'top' have the same name 'name_bv'.
./ivltests/pr1704726c.v:167: error: named block and module <test> instance in 'top' have the same name 'name_bi'.
./ivltests/pr1704726c.v:175: error: named block and sequential block in 'top' have the same name 'name_bb'.
./ivltests/pr1704726c.v:183: error: named event and parameter in 'top' have the same name 'name_e'.
./ivltests/pr1704726c.v:215: error: named event and sequential block in 'top' have the same name 'name_eb'.
./ivltests/pr1704726c.v:196: error: named event and function in 'top' have the same name 'name_ef'.
./ivltests/pr1704726c.v:209: error: named event and module <test> instance in 'top' have the same name 'name_ei'.
./ivltests/pr1704726c.v:189: error: named event and task in 'top' have the same name 'name_et'.
./ivltests/pr1704726c.v:205: error: named event and genvar in 'top' have the same name 'name_ev'.
./ivltests/pr1704726c.v:226: error: generate "loop" and parameter in 'top' have the same name 'name_gl'.
./ivltests/pr1704726c.v:236: error: generate "loop" and task in 'top' have the same name 'name_glt'.
./ivltests/pr1704726c.v:247: error: generate "loop" and function in 'top' have the same name 'name_glf'.
./ivltests/pr1704726c.v:260: error: generate "loop" and genvar in 'top' have the same name 'name_glv'.
./ivltests/pr1704726c.v:268: error: generate "loop" and module <test> instance in 'top' have the same name 'name_gli'.
./ivltests/pr1704726c.v:278: error: generate "loop" and sequential block in 'top' have the same name 'name_glb'.
./ivltests/pr1704726c.v:286: error: generate "loop" and named event in 'top' have the same name 'name_gle'.
./ivltests/pr1704726c.v:298: error: generate "loop" and generate block in 'top' have the same name 'name_glgl'.
./ivltests/pr1704726c.v:308: error: generate "if" and parameter in 'top' have the same name 'name_gi'.
./ivltests/pr1704726c.v:318: error: generate "if" and task in 'top' have the same name 'name_git'.
./ivltests/pr1704726c.v:329: error: generate "if" and function in 'top' have the same name 'name_gif'.
./ivltests/pr1704726c.v:342: error: generate "if" and genvar in 'top' have the same name 'name_giv'.
./ivltests/pr1704726c.v:350: error: generate "if" and module <test> instance in 'top' have the same name 'name_gii'.
./ivltests/pr1704726c.v:360: error: generate "if" and sequential block in 'top' have the same name 'name_gib'.
./ivltests/pr1704726c.v:368: error: generate "if" and named event in 'top' have the same name 'name_gie'.
./ivltests/pr1704726c.v:380: error: generate "if" and generate block in 'top' have the same name 'name_gigi'.
./ivltests/pr1704726c.v:390: error: generate "case" and parameter in 'top' have the same name 'name_gc'.
./ivltests/pr1704726c.v:405: error: generate "case" and task in 'top' have the same name 'name_gct'.
./ivltests/pr1704726c.v:421: error: generate "case" and function in 'top' have the same name 'name_gcf'.
./ivltests/pr1704726c.v:439: error: generate "case" and genvar in 'top' have the same name 'name_gcv'.
./ivltests/pr1704726c.v:452: error: generate "case" and module <test> instance in 'top' have the same name 'name_gci'.
./ivltests/pr1704726c.v:467: error: generate "case" and sequential block in 'top' have the same name 'name_gcb'.
./ivltests/pr1704726c.v:480: error: generate "case" and named event in 'top' have the same name 'name_gce'.
./ivltests/pr1704726c.v:502: error: generate "case" and generate block in 'top' have the same name 'name_gcgc'.
./ivltests/pr1704726c.v:517: error: generate "block" and parameter in 'top' have the same name 'name_gb'.
./ivltests/pr1704726c.v:527: error: generate "block" and task in 'top' have the same name 'name_gbt'.
./ivltests/pr1704726c.v:538: error: generate "block" and function in 'top' have the same name 'name_gbf'.
./ivltests/pr1704726c.v:551: error: generate "block" and genvar in 'top' have the same name 'name_gbv'.
./ivltests/pr1704726c.v:559: error: generate "block" and module <test> instance in 'top' have the same name 'name_gbi'.
./ivltests/pr1704726c.v:569: error: generate "block" and sequential block in 'top' have the same name 'name_gbb'.
./ivltests/pr1704726c.v:577: error: generate "block" and named event in 'top' have the same name 'name_gbe'.
./ivltests/pr1704726c.v:589: error: generate "block" and generate block in 'top' have the same name 'name_gbgb'.
57 error(s) during elaboration.

13
ivtest/gold/pr1704726d-v10.gold
View File

@ -1,13 +0,0 @@
./ivltests/pr1704726d.v:82: warning: Anachronistic use of named begin/end to surround generate schemes.
./ivltests/pr1704726d.v:12: error: signal and parameter in 'top' have the same name 'name0_s'.
./ivltests/pr1704726d.v:21: error: signal and genvar in 'top' have the same name 'name0_v'.
./ivltests/pr1704726d.v:27: error: signal and task in 'top' have the same name 'name1_st'.
./ivltests/pr1704726d.v:34: error: signal and function in 'top' have the same name 'name2_sf'.
./ivltests/pr1704726d.v:38: error: signal and module <test> instance in 'top' have the same name 'name3_si'.
./ivltests/pr1704726d.v:44: error: signal and sequential block in 'top' have the same name 'name4_sb'.
./ivltests/pr1704726d.v:48: error: signal and named event in 'top' have the same name 'name5_se'.
./ivltests/pr1704726d.v:57: error: signal and generate block in 'top' have the same name 'name6_sgl'.
./ivltests/pr1704726d.v:65: error: signal and generate block in 'top' have the same name 'name7_sgi'.
./ivltests/pr1704726d.v:78: error: signal and generate block in 'top' have the same name 'name8_sgc'.
./ivltests/pr1704726d.v:86: error: signal and generate block in 'top' have the same name 'name9_sgb'.
11 error(s) during elaboration.

11
ivtest/gold/resetall-v10.gold
View File

@ -1,11 +0,0 @@
./ivltests/resetall.v:12: warning: Some modules have no timescale. This may cause
./ivltests/resetall.v:12: : confusing timing results. Affected modules are:
./ivltests/resetall.v:12: : -- module top_default declared here: ./ivltests/resetall.v:1
./ivltests/resetall.v:26: warning: Some modules have no timescale. This may cause
./ivltests/resetall.v:26: : confusing timing results. Affected modules are:
./ivltests/resetall.v:26: : -- module top_resetall declared here: ./ivltests/resetall.v:20
Time scale of (top_default) is 1s / 1s
Time scale of (top_timescale) is 1ns / 1ns
Time scale of (top_resetall) is 1s / 1s
Time scale of (top_timescale2) is 1ms / 1ms
Time scale of (top_timescale3) is 1us / 1us

18
ivtest/gold/sv_timeunit_prec_fail1-v10.gold
View File

@ -1,18 +0,0 @@
./ivltests/sv_timeunit_prec_fail1a.v:15: error: repeat timeunit does not match the initial module timeunit declaration.
./ivltests/sv_timeunit_prec_fail1a.v:21: error: repeat timeprecision does not match the initial module timeprecision declaration.
./ivltests/sv_timeunit_prec_fail1a.v:27: error: repeat timeunit found and the initial module timeunit is missing.
./ivltests/sv_timeunit_prec_fail1a.v:33: error: repeat timeprecision found and the initial module timeprecision is missing.
./ivltests/sv_timeunit_prec_fail1a.v:40: error: repeat timeprecision found and the initial module timeprecision is missing.
./ivltests/sv_timeunit_prec_fail1a.v:47: error: repeat timeunit found and the initial module timeunit is missing.
./ivltests/sv_timeunit_prec_fail1a.v:53: Invalid timeunit constant (1st digit).
./ivltests/sv_timeunit_prec_fail1a.v:54: Invalid timeprecision constant (1st digit).
./ivltests/sv_timeunit_prec_fail1a.v:56: Invalid timeunit constant (number of zeros).
./ivltests/sv_timeunit_prec_fail1a.v:57: Invalid timeprecision constant (number of zeros).
./ivltests/sv_timeunit_prec_fail1a.v:59: Invalid timeunit scale '2s'.
./ivltests/sv_timeunit_prec_fail1a.v:60: Invalid timeprecision scale '2s'.
./ivltests/sv_timeunit_prec_fail1a.v:63: Invalid timeunit constant ('_' is not supported).
./ivltests/sv_timeunit_prec_fail1a.v:64: Invalid timeprecision constant ('_' is not supported).
./ivltests/sv_timeunit_prec_fail1b.v:5: error: a timeprecision is missing or is too large!
./ivltests/sv_timeunit_prec_fail1c.v:6: error: a timeprecision is missing or is too large!
./ivltests/sv_timeunit_prec_fail1d.v:5: error: a timeprecision is missing or is too large!
./ivltests/sv_timeunit_prec_fail1e.v:5: error: a timeprecision is missing or is too large!

18
ivtest/gold/sv_timeunit_prec_fail2-v10.gold
View File

@ -1,18 +0,0 @@
./ivltests/sv_timeunit_prec_fail2a.v:13: error: repeat timeunit does not match the initial module timeunit declaration.
./ivltests/sv_timeunit_prec_fail2a.v:13: error: repeat timeprecision does not match the initial module timeprecision declaration.
./ivltests/sv_timeunit_prec_fail2a.v:14: error: repeat timeunit does not match the initial module timeunit declaration.
./ivltests/sv_timeunit_prec_fail2a.v:15: error: repeat timeprecision does not match the initial module timeprecision declaration.
./ivltests/sv_timeunit_prec_fail2a.v:21: error: repeat timeunit found and the initial module timeunit is missing.
./ivltests/sv_timeunit_prec_fail2a.v:21: error: repeat timeprecision found and the initial module timeprecision is missing.
./ivltests/sv_timeunit_prec_fail2a.v:27: error: repeat timeprecision found and the initial module timeprecision is missing.
./ivltests/sv_timeunit_prec_fail2a.v:33: error: repeat timeunit found and the initial module timeunit is missing.
./ivltests/sv_timeunit_prec_fail2a.v:39: Invalid timeunit constant (1st digit).
./ivltests/sv_timeunit_prec_fail2a.v:39: Invalid timeprecision constant (1st digit).
./ivltests/sv_timeunit_prec_fail2a.v:41: Invalid timeunit constant (number of zeros).
./ivltests/sv_timeunit_prec_fail2a.v:41: Invalid timeprecision constant (number of zeros).
./ivltests/sv_timeunit_prec_fail2a.v:43: Invalid timeunit scale '2s'.
./ivltests/sv_timeunit_prec_fail2a.v:43: Invalid timeprecision scale '2s'.
./ivltests/sv_timeunit_prec_fail2a.v:46: Invalid timeunit constant ('_' is not supported).
./ivltests/sv_timeunit_prec_fail2a.v:46: Invalid timeprecision constant ('_' is not supported).
./ivltests/sv_timeunit_prec_fail2b.v:5: error: a timeprecision is missing or is too large!
./ivltests/sv_timeunit_prec_fail2c.v:4: error: a timeprecision is missing or is too large!

74
ivtest/ivltests/sv_cast_darray-v10.v
View File

@ -1,74 +0,0 @@
// Copyright (c) 2014 CERN
// Maciej Suminski <maciej.suminski@cern.ch>
//
// This source code is free software; you can redistribute it
// and/or modify it in source code form under the terms of the GNU
// General Public License as published by the Free Software
// Foundation; either version 2 of the License, or (at your option)
// any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
// Test for casting a dynamic array to vector type
// using Icarus specific VPI functions
module sv_cast_string();
bit [7:0] darr [];
bit [63:0] darr_64 [];
bit [7*8 - 1:0] arr;
bit [127:0] arr_128;
initial begin
darr_64 = new[2];
darr_64[0] = "ABCDEFGH";
darr_64[1] = "IJKLMNOP";
darr = new[7];
// Set darr to '{"a","b","c","d","e","f","g"}
foreach(darr[i])
darr[i] = "a" + i;
// Casting dynamic array to vector
$ivl_darray_method$to_vec(darr, arr);
if(arr !== "abcdefg") begin
$display("FAILED 1");
$finish();
end
$ivl_darray_method$to_vec(darr_64, arr_128);
if(arr_128 !== "ABCDEFGHIJKLMNOP") begin
$display("FAILED 2");
$finish();
end
// Reset the stored data to perform reverse casting test
arr = "0123456";
arr_128 = "cafedeadbeefc0de";
// Casting vector to dynamic array
$ivl_darray_method$from_vec(darr, arr);
foreach(darr[i]) begin
if(darr[i] != "0" + i) begin
$display("FAILED 3");
$finish();
end
end
$ivl_darray_method$from_vec(darr_64, arr_128);
if(darr_64[0] !== "cafedead" || darr_64[1] !== "beefc0de") begin
$display("FAILED 4");
$finish();
end
$display("PASSED");
end
endmodule

316
ivtest/regress-v10.list
View File

@ -1,316 +0,0 @@
# This test list is used to override other test lists when using
# Icarus Verilog v10.
#
# Copyright (c) 1999-2015 Guy Hutchison (ghutchis@pacbell.net)
#
# This source code is free software; you can redistribute it
# and/or modify it in source code form under the terms of the GNU
# General Public License as published by the Free Software
# Foundation; either version 2 of the License, or (at your option)
# any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program; if not, write to the Free Software
# Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
#
# Format of the file
#
# testname testtype directory
#
# The <testname> is the verilog file name minus an extension.
#
# The <testtype> can be one of the following:
#
# normal: Normal results expected, i.e it should compile and execute
# producing at least a single line with PASSED.
#
# CO: Compile Only - Compile the file to the default output type.
#
# CN: Compile Null - Compile with the null target. Similar to CO.
#
# CE: Compile with Errors - We EXPECT errors - we're checking
# illegal syntax
#
# RE: Runtime with Errors - We EXPECT errors - we're checking
# illegal syntax
#
# EF: Expected Fail - We EXPECT this test to fail - only use
# with older versions of Icarus.
#
# TE: Translation Error - We EXPECT the translated code to fail -
# only supported in the vlog95 checker.
#
# NI: Not implemented. Only use for version specific tests.
#
# <directory> is where the <testname>.v file is located.
#
# An optional fourth and fifth argument can be supplied.
#
# The fourth argument may be one of the following.
#
# modulename - Defines the top level module
# gold=filename - Compare a gold file against the
# generated log file.
# unordered=filename - Compare a gold file against the
# generated log file, allowing for lines
# to appear in any order
# diff=filename1:filename2:skip_ln - Compare the two files for equality.
# Skip the first <skip_ln> lines or none.
#
# If a <modulename> is given you can supply a fifth argument for the
# gold or diff commands.
#
# Different error messages.
br975 CE,-g2009 ivltests gold=br975-v10.gold
pr1704726a CE ivltests gold=pr1704726a-v10.gold
pr1704726c CE ivltests gold=pr1704726c-v10.gold
pr1704726d CE ivltests gold=pr1704726d-v10.gold
# The fix to give a sensible error message has not been backported.
br_gh265 CE,-g2009 ivltests
# The enhanced error message has not been backported.
pr1698820 normal ivltests gold=pr1698820-v10.gold
# Different warning messages.
fdisplay_fail_fd normal ivltests gold=fdisplay_fail_fd-v10.gold
fdisplay_fail_mcd normal ivltests gold=fdisplay_fail_mcd-v10.gold
# The fix for type elaboration in the correct scope hasn't been backported.
br_gh289a NI
br_gh289b EF,-g2009 ivltests
br_gh289c EF,-g2009 ivltests
# The fix for class access to enclosing scopes hasn't been backported.
br1003a normal,-g2009 ivltests gold=br1003a-v10.gold
br_ml20191221 CE,-g2009 ivltests
# The fix for void functions hasn't been backported.
br_gh281 NI
br_gh281b NI
function10 NI
function11 NI
function12 NI
# The fix for nested structs on the LHS of an assignment hasn't been backported.
gh161a NI
# The VVP runtime doesn't support return statements in automatic functions.
# It's possible this could be fixed, but for now mark this as not implemented.
# We can't mark it as EF, because it causes a runtime assertion failure.
func_init_var2 NI
# The fix for the assertion failure on an illegal SV cast causes enum_test1 to fail.
# It's possible this could be fixed, but for now mark this as not implemented.
# We can't mark it as CE, because it causes a compiler assertion failure.
br_ml20180227 NI
# The timescale parsing rework hasn't been backported to v10.
# sv_timeunit_prec3b and sv_timeunit_prec4b fail at the compilation stage,
# so are marked as NI to distinguish them from expected errors.
resetall normal,-Wtimescale ivltests gold=resetall-v10.gold
br1003b normal,-g2009 ivltests gold=br1003b-v10.gold
br1003c normal,-g2009 ivltests gold=br1003c-v10.gold
sv_timeunit_prec3b NI
sv_timeunit_prec4b NI
sv_timeunit_prec_fail1 CE,-g2005-sv,\
./ivltests/sv_timeunit_prec_fail1a.v,\
./ivltests/sv_timeunit_prec_fail1b.v,\
./ivltests/sv_timeunit_prec_fail1c.v,\
./ivltests/sv_timeunit_prec_fail1d.v,\
./ivltests/sv_timeunit_prec_fail1e.v, ivltests gold=sv_timeunit_prec_fail1-v10.gold
sv_timeunit_prec_fail2 CE,-g2009,\
./ivltests/sv_timeunit_prec_fail2a.v,\
./ivltests/sv_timeunit_prec_fail2b.v,\
./ivltests/sv_timeunit_prec_fail2c.v, ivltests gold=sv_timeunit_prec_fail2-v10.gold
# nor has the support for separate compilation units.
sv_unit1c NI
sv_unit2b NI
sv_unit3b NI
sv_unit4b NI
# The macro redefinition warnings haven't been backported to v10
macro_redefinition NI
macro_replacement NI
# The fix for casting strings to vectors uses new VVP instructions,
# so can't be backported.
br_ml20180309a NI
br_ml20180309b NI
# The fix for uninitialised 2-state function return values uses new
# VVP syntax, so can't be backported.
br_gh337 NI
# The fix for string values in event expressions hasn't been backported.
br_gh365 NI
string_events NI
# The enhanced support for `` and `" hasn't been backported.
br_gh366 EF ivltests gold=br_gh366.gold
sv_macro3 EF ivltests gold=sv_macro3.gold
# The fix for join_any inside a task hasn't been backported.
br_gh368 NI
# V10 does not support analog functionality
analog1 NI
analog2 NI
# V10 does not support this VHDL functionality
ivlh_textio NI
test_when_else NI
vhdl_concurrent_assert NI
vhdl_delay_assign NI
vhdl_elab_range NI
vhdl_eval_cond NI
vhdl_file_open NI
vhdl_image_attr NI
vhdl_lfcr NI
vhdl_loop NI
vhdl_multidim_array NI
vhdl_now NI
vhdl_pow_rem NI
vhdl_process_scope NI
vhdl_range NI
vhdl_resize NI
vhdl_shift NI
vhdl_string NI
vhdl_string_lim NI
vhdl_subtypes NI
vhdl_textio_write NI
vhdl_textio_read NI
vhdl_unary_minus NI
vhdl_wait NI
vhdl_while NI
# V10 does not support this SystemVerilog functionality
always_comb NI
always_comb_fail NI
always_comb_fail3 NI
always_comb_fail4 NI
always_comb_no_sens NI
always_comb_rfunc NI
always_comb_trig NI
always_comb_warn NI
always_ff NI
always_ff_fail NI
always_ff_fail2 NI
always_ff_fail3 NI
always_ff_fail4 NI
always_ff_no_sens NI
always_ff_warn NI
always_ff_warn_sens NI
always_latch NI
always_latch_fail NI
always_latch_fail3 NI
always_latch_fail4 NI
always_latch_no_sens NI
always_latch_trig NI
always_latch_warn NI
br1004 NI
br_gh226 CE,-g2009 ivltests
br_gh177a NI
br_gh177b NI
br_gh277b NI
case_priority NI
case_unique NI
genvar_inc_dec NI
gh161b NI
l_equiv NI
l_equiv_ca NI
l_equiv_const NI
sf_countbits NI
sf_countbits_fail NI
sf_countones NI
sf_countones_fail NI
sf_isunknown NI
sf_isunknown_fail NI
sf_onehot NI
sf_onehot_fail NI
sf_onehot0 NI
sf_onehot0_fail NI
sformatf NI
sv_darray_decl_assign NI
sv_deferred_assert1 NI
sv_deferred_assert2 NI
sv_deferred_assume1 NI
sv_deferred_assume2 NI
sv_immediate_assert NI
sv_immediate_assume NI
sv_new_array_error NI
sv_param_port_list NI
sv_queue_real NI
sv_queue_real_bounded NI
sv_queue_real_fail NI
sv_queue_string NI
sv_queue_string_bounded NI
sv_queue_string_fail NI
sv_queue_vec NI
sv_queue_vec_bounded NI
sv_queue_vec_fail NI
sv_wildcard_import1 NI
sv_wildcard_import2 NI
sv_wildcard_import3 NI
sv_wildcard_import4 NI
sv_wildcard_import5 NI
sv_wildcard_import6 NI
sv_wildcard_import7 NI
vvp_recv_vec4_pv CE,-g2009 ivltests
wild_cmp_const NI
wild_cmp_err NI
wild_cmp_err2 NI
wild_cmp_net NI
wild_cmp_var NI
# and has non-standard support for this
sv_cast_darray NI
sv_cast_darray-v10 normal,-g2009 ivltests
# V10 doesn't support rtran switches
rtran NI
rtranif0 NI
rtranif1 NI
# V10 doesn't support this by default
br1000 normal,-gshared-loop-index ivltests
# V10 does not support these SDF elements
br_ml20190814 EF,-gspecify ivltests
# V10 has incomplete synthesis support
br993a CE,-S ivltests
br993b CE,-S ivltests
br_gh115 CE,-S ivltests
basiclatch normal ivltests
blocksynth2 normal ivltests
blocksynth3 normal ivltests
case4 normal ivltests
case5 normal ivltests
case5-syn-fail normal ivltests
case6 normal ivltests
casesynth1 normal ivltests
casesynth2 normal ivltests
casesynth3 normal ivltests
casesynth7 NI
condit1 normal ivltests
conditsynth1 normal ivltests
conditsynth2 normal ivltests
conditsynth3 normal ivltests
inside_synth normal ivltests
inside_synth3 normal ivltests
memsynth2 normal ivltests
memsynth3 normal ivltests
memsynth5 normal ivltests
memsynth6 normal ivltests
memsynth7 normal ivltests
memsynth9 normal ivltests
mix_reset normal ivltests
multireg normal ivltests
sqrt32synth normal ivltests
ssetclr3 normal ivltests

2
ivtest/regress-vvp.list
View File

@ -4,6 +4,8 @@
always4A vvp_tests/always4A.json
always4B vvp_tests/always4B.json
analog1 vvp_tests/analog1.json
analog2 vvp_tests/analog2.json
array_packed_write_read vvp_tests/array_packed_write_read.json
bits4 vvp_tests/bits4.json
bitsel11 vvp_tests/bitsel11.json

7
ivtest/vvp_tests/analog1.json Normal file
View File

@ -0,0 +1,7 @@
{
"__comment__" : "This test doesn't work yet, so this is a placeholder.",
"type" : "NI",
"source" : "analog1.v",
"iverilog-args" : [ "-gverilog-ams" ]
}

7
ivtest/vvp_tests/analog2.json Normal file
View File

@ -0,0 +1,7 @@
{
"__comment__" : "This example doesn't work, so this tests is a placeholder.",
"type" : "NI",
"source" : "analog2.v",
"iverilog-args" : [ "-gverilog-ams" ]
}