luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Observe and propagate failures when synthesising lval concatenations.

This commit is contained in:
Martin Whitaker 2015-06-09 08:59:28 +01:00
parent 6a73de0c43
commit d39c284055
1 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
synth2.cc
View File

@ -79,6 +79,7 @@ bool NetAssignBase::synth_async(Design*des, NetScope*scope,
NetAssign_*full_lval = lval_; NetAssign_*full_lval = lval_;
NetExpr*full_rval = rval_; NetExpr*full_rval = rval_;
unsigned offset = 0; unsigned offset = 0;
bool flag = true;
while (lval_) { while (lval_) {
unsigned width = lval_->lwidth(); unsigned width = lval_->lwidth();
NetEConst*base = new NetEConst(verinum(offset)); NetEConst*base = new NetEConst(verinum(offset));
@ -88,14 +89,14 @@ bool NetAssignBase::synth_async(Design*des, NetScope*scope,
eval_expr(rval_, width); eval_expr(rval_, width);
NetAssign_*more = lval_->more; NetAssign_*more = lval_->more;
lval_->more = 0; lval_->more = 0;
synth_async(des, scope, nex_map, nex_out, if (!synth_async(des, scope, nex_map, nex_out, accumulated_nex_out))
accumulated_nex_out); flag = false;
lval_ = lval_->more = more; lval_ = lval_->more = more;
offset += width; offset += width;
} }
lval_ = full_lval; lval_ = full_lval;
rval_ = full_rval; rval_ = full_rval;
return true; return flag;
} }
NetNet*rsig = rval_->synthesize(des, scope, rval_); NetNet*rsig = rval_->synthesize(des, scope, rval_);