luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Modulus value bit width should match input dividend width.

This commit is contained in:
Stephen Williams 2008-08-16 16:25:56 -07:00
parent 5ddf34d39b
commit d2eba7eefe
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vvp/vvp_net.cc
View File

@ -1812,7 +1812,7 @@ static void div_mod (vvp_vector2_t dividend, vvp_vector2_t divisor,
mask >>= 1; mask >>= 1;
} }
remainder = dividend; remainder = vvp_vector2_t(dividend, mask.size());
} }
vvp_vector2_t operator / (const vvp_vector2_t&dividend, vvp_vector2_t operator / (const vvp_vector2_t&dividend,