luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix r-value width of continuous assign.

This commit is contained in:
steve 2004-12-12 18:13:39 +00:00
parent ffedf32476
commit d19e76a193
1 changed files with 13 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
elaborate.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/ */
#ifdef HAVE_CVS_IDENT #ifdef HAVE_CVS_IDENT
#ident "$Id: elaborate.cc,v 1.309 2004/12/11 02:31:25 steve Exp $" #ident "$Id: elaborate.cc,v 1.310 2004/12/12 18:13:39 steve Exp $"
#endif #endif
# include "config.h" # include "config.h"
@ -1692,8 +1692,8 @@ NetProc* PCallTask::elaborate_usr(Design*des, NetScope*scope) const
} }
/* /*
* Elaborate a proceedural continuous assign. This really looks very * Elaborate a procedural continuous assign. This really looks very
* much like other prodeedural assignments, at this point, but there * much like other procedural assignments, at this point, but there
* is no delay to worry about. The code generator will take care of * is no delay to worry about. The code generator will take care of
* the differences between continuous assign and normal assignments. * the differences between continuous assign and normal assignments.
*/ */
@ -1710,11 +1710,16 @@ NetCAssign* PCAssign::elaborate(Design*des, NetScope*scope) const
if (rexp == 0) if (rexp == 0)
return 0; return 0;
unsigned lwid = count_lval_width(lval);
rexp->set_width(lwid);
rexp = pad_to_width(rexp, lwid);
dev = new NetCAssign(lval, rexp); dev = new NetCAssign(lval, rexp);
if (debug_elaborate) { if (debug_elaborate) {
cerr << get_line() << ": debug: ELaborate cassign," cerr << get_line() << ": debug: Elaborate cassign,"
<< " lval width=" << lval->lwidth() << " lval width=" << lwid
<< " rval width=" << rexp->expr_width() << " rval width=" << rexp->expr_width()
<< " rval=" << *rexp << " rval=" << *rexp
<< endl; << endl;
@ -2757,6 +2762,9 @@ Design* elaborate(list<perm_string>roots)
/* /*
* $Log: elaborate.cc,v $ * $Log: elaborate.cc,v $
* Revision 1.310 2004/12/12 18:13:39 steve
* Fix r-value width of continuous assign.
*
* Revision 1.309 2004/12/11 02:31:25 steve * Revision 1.309 2004/12/11 02:31:25 steve
* Rework of internals to carry vectors through nexus instead * Rework of internals to carry vectors through nexus instead
* of single bits. Make the ivl, tgt-vvp and vvp initial changes * of single bits. Make the ivl, tgt-vvp and vvp initial changes