luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Make the base class match the derived classes regarding passing by reference

This commit is contained in:
Cary R 2016-08-14 21:16:21 -07:00
parent 255701a787
commit d0e0776910
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vvp/arith.cc
View File

@ -830,7 +830,7 @@ vvp_cmp_gtge_base_::vvp_cmp_gtge_base_(unsigned wid, bool flag)
void vvp_cmp_gtge_base_::recv_vec4_base_(vvp_net_ptr_t ptr,
vvp_vector4_t bit,
const vvp_vector4_t&bit,
vvp_bit4_t out_if_equal)
{
dispatch_operand_(ptr, bit);

2
vvp/arith.h
View File

@ -212,7 +212,7 @@ class vvp_cmp_gtge_base_ : public vvp_arith_ {
explicit vvp_cmp_gtge_base_(unsigned wid, bool signed_flag);
protected:
void recv_vec4_base_(vvp_net_ptr_t ptr, vvp_vector4_t bit,
void recv_vec4_base_(vvp_net_ptr_t ptr, const vvp_vector4_t&bit,
vvp_bit4_t out_if_equal);
private:
bool signed_flag_;