luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Debug text.

This commit is contained in:
steve 2005-05-15 04:45:50 +00:00
parent fcb02ee9c2
commit d0ade1d082
1 changed files with 18 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
synth2.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/ */
#ifdef HAVE_CVS_IDENT #ifdef HAVE_CVS_IDENT
#ident "$Id: synth2.cc,v 1.43 2005/04/25 01:35:58 steve Exp $" #ident "$Id: synth2.cc,v 1.44 2005/05/15 04:45:50 steve Exp $"
#endif #endif
# include "config.h" # include "config.h"
@ -87,6 +87,12 @@ bool NetAssignBase::synth_async(Design*des, NetScope*scope,
} }
assert(lval_->more == 0); assert(lval_->more == 0);
if (debug_synth2) {
cerr << get_line() << ": debug: l-value signal is "
<< lsig->vector_width() << " bits, r-value signal is "
<< rsig->vector_width() << " bits." << endl;
}
#if 0 #if 0
/* The l-value and r-value map must have the same width. */ /* The l-value and r-value map must have the same width. */
if (lval_->lwidth() != nex_map->vector_width()) { if (lval_->lwidth() != nex_map->vector_width()) {
@ -894,6 +900,14 @@ bool NetProcTop::synth_sync(Design*des)
/* Make a model FF that will connect to the first item in the /* Make a model FF that will connect to the first item in the
set, and will also take the initial connection of clocks set, and will also take the initial connection of clocks
and resets. */ and resets. */
if (debug_synth2) {
cerr << get_line() << ": debug: "
<< "Top level making a "
<< nex_set[0]->vector_width() << "-wide "
<< "NetFF device." << endl;
}
NetFF*ff = new NetFF(scope(), scope()->local_symbol(), NetFF*ff = new NetFF(scope(), scope()->local_symbol(),
nex_set[0]->vector_width()); nex_set[0]->vector_width());
des->add_node(ff); des->add_node(ff);
@ -1036,6 +1050,9 @@ void synth2(Design*des)
/* /*
* $Log: synth2.cc,v $ * $Log: synth2.cc,v $
* Revision 1.44 2005/05/15 04:45:50 steve
* Debug text.
*
* Revision 1.43 2005/04/25 01:35:58 steve * Revision 1.43 2005/04/25 01:35:58 steve
* Reimplement basic asynchronous processes. * Reimplement basic asynchronous processes.
* *