luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

vhdlpp: Emit init values for wires as a weak assignment.

This commit is contained in:
Maciej Suminski 2016-02-17 13:57:58 +01:00
parent fca2fff24e
commit cef45ff21a
1 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
vhdlpp/vsignal.cc
View File

@ -63,8 +63,12 @@ int Signal::emit(ostream&out, Entity*ent, ScopeBase*scope)
Expression*init_expr = peek_init_expr();
if (init_expr) {
out << " = ";
init_expr->emit(out, ent, scope);
/* Emit initialization value for wires as a weak assignment */
if(!decl.reg_flag)
out << ";" << endl << "/*init*/ assign (weak1, weak0) " << peek_name();
out << " = ";
init_expr->emit(out, ent, scope);
}
out << ";" << endl;
return errors;