luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

One more signed vs unsigned comparison fix 

Introduced in a8ad505af7
Various improgements to expression ::synthesize methods
This commit is contained in:
Larry Doolittle 2008-09-10 11:07:58 -07:00 committed by Stephen Williams
parent 3abf51dcad
commit cdfb2315cf
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
expr_synth.cc
View File

@ -952,9 +952,9 @@ NetNet* NetESelect::synthesize(Design *des, NetScope*scope)
below->set_line(*this);
}
// Any above bits?.
// Any above bits?
NetNet*above = 0;
if (base_val+select_width > sub->vector_width()) {
if ((unsigned)base_val+select_width > sub->vector_width()) {
select_width = sub->vector_width() - base_val;
unsigned above_width = expr_width() - select_width;