luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Implement force methods for vec8 nets.

This commit is contained in:
Stephen Williams 2009-09-11 21:33:24 -07:00
parent 1a21b5843f
commit caab6b3834
1 changed files with 14 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
vvp/vvp_net_sig.cc
View File

@ -764,12 +764,24 @@ unsigned vvp_wire_vec8::filter_size() const
void vvp_wire_vec8::force_fil_vec4(const vvp_vector4_t&val, vvp_vector2_t mask)
{
assert(0);
force_fil_vec8(vvp_vector8_t(val,6,6), mask);
}
void vvp_wire_vec8::force_fil_vec8(const vvp_vector8_t&val, vvp_vector2_t mask)
{
assert(0);
force_mask(mask);
if (force8_.size() == 0) {
force8_ = val;
} else {
for (unsigned idx = 0; idx < mask.size() ; idx += 1) {
if (mask.value(idx) == 0)
continue;
force8_.set_bit(idx, val.value(idx));
}
}
run_vpi_callbacks();
}
void vvp_wire_vec8::force_fil_real(double val, vvp_vector2_t mask)