luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix argument ordering for synthesized casez compare.

This commit is contained in:
Stephen Williams 2014-06-16 09:45:03 -07:00
parent 3c0a982ab3
commit c6e44f2da1
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
synth2.cc
View File

@ -535,8 +535,8 @@ bool NetCase::synth_async_casez_(Design*des, NetScope*scope,
// Note that the expression that may have windcards must
// go in the pin(2) input. This is the definiton of the
// NetCaseCmp statement.
connect(condit_dev->pin(2), esig->pin(0));
connect(condit_dev->pin(1), guard->pin(0));
connect(condit_dev->pin(1), esig->pin(0));
connect(condit_dev->pin(2), guard->pin(0));
NetNet*condit = new NetNet(scope, scope->local_symbol(),
NetNet::TRI, condit_type);