luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

V0.9: Define turn_sig_to_wire_on_release_ to false in constructor. 

Not giving this a default value was leaving the value undefined under
some circumstances. This was producing incorrect results on Cygwin.
This commit is contained in:
Cary R 2011-11-25 17:03:52 -08:00
parent fff46da881
commit c60877999c
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
net_assign.cc
View File

@ -1,5 +1,5 @@
/*
* Copyright (c) 2000-2008 Stephen Williams (steve@icarus.com)
* Copyright (c) 2000-2011 Stephen Williams (steve@icarus.com)
*
* This source code is free software; you can redistribute it
* and/or modify it in source code form under the terms of the GNU
@ -41,6 +41,7 @@ NetAssign_::NetAssign_(NetNet*s)
lwid_ = sig_->vector_width();
sig_->incr_lref();
more = 0;
turn_sig_to_wire_on_release_ = false;
}
NetAssign_::~NetAssign_()