luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Comparison and reduction operators only delay a single output bit. 

The comparison and reduction operators only have a single output bit
that can be delayed.

The comparison of real values always produces a logical value so the
delay type is not dependent on the arguments type.
This commit is contained in:
Cary R 2010-05-02 09:48:51 -07:00 committed by Stephen Williams
parent 92f2ee18e7
commit c5307dc82b
1 changed files with 23 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
tgt-vvp/vvp_scope.c
View File

@ -1103,8 +1103,27 @@ static const char* draw_lpm_output_delay(ivl_lpm_t net, ivl_variable_type_t dt)
ivl_expr_t d_decay = ivl_lpm_delay(net, 2); ivl_expr_t d_decay = ivl_lpm_delay(net, 2);
unsigned width = ivl_lpm_width(net); unsigned width = ivl_lpm_width(net);
if (dt == IVL_VT_REAL) /* The comparison and reduction operators only have a single output
width = 0; * bit to delay. */
switch (ivl_lpm_type(net)) {
case IVL_LPM_CMP_EEQ:
case IVL_LPM_CMP_EQ:
case IVL_LPM_CMP_GE:
case IVL_LPM_CMP_GT:
case IVL_LPM_CMP_NE:
case IVL_LPM_CMP_NEE:
case IVL_LPM_RE_AND:
case IVL_LPM_RE_OR:
case IVL_LPM_RE_XOR:
case IVL_LPM_RE_NAND:
case IVL_LPM_RE_NOR:
case IVL_LPM_RE_XNOR:
width = 1;
default:
break;
}
if (dt == IVL_VT_REAL) width = 0;
const char*dly = ""; const char*dly = "";
if (d_rise != 0) { if (d_rise != 0) {
@ -1328,7 +1347,8 @@ static void draw_lpm_cmp(ivl_lpm_t net)
draw_lpm_data_inputs(net, 0, 2, src_table); draw_lpm_data_inputs(net, 0, 2, src_table);
dly = draw_lpm_output_delay(net, dtc); /* The output of a compare is always logical. */
dly = draw_lpm_output_delay(net, IVL_VT_LOGIC);
fprintf(vvp_out, "L_%p%s .cmp/%s%s %u, %s, %s;\n", fprintf(vvp_out, "L_%p%s .cmp/%s%s %u, %s, %s;\n",
net, dly, type, signed_string, width, net, dly, type, signed_string, width,