luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Case statement handles partial outputs.

This commit is contained in:
steve 2006-01-01 02:25:07 +00:00
parent f28aa11936
commit c5063f5d2f
1 changed files with 9 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
synth2.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/ */
#ifdef HAVE_CVS_IDENT #ifdef HAVE_CVS_IDENT
#ident "$Id: synth2.cc,v 1.39.2.14 2006/01/01 01:30:39 steve Exp $" #ident "$Id: synth2.cc,v 1.39.2.15 2006/01/01 02:25:07 steve Exp $"
#endif #endif
# include "config.h" # include "config.h"
@ -434,6 +434,8 @@ bool NetCase::synth_async(Design*des, NetScope*scope, bool sync_flag,
connect(mux->pin_Data(idx,item), sig->pin(idx)); connect(mux->pin_Data(idx,item), sig->pin(idx));
else if (accum->pin(idx).is_linked()) else if (accum->pin(idx).is_linked())
connect(mux->pin_Data(idx,item), accum->pin(idx)); connect(mux->pin_Data(idx,item), accum->pin(idx));
else if (sync_flag)
connect(mux->pin_Data(idx,item), nex_map->pin(idx));
else { else {
cerr << get_line() cerr << get_line()
<< ": error: case " << item << " statement" << ": error: case " << item << " statement"
@ -1369,6 +1371,9 @@ void synth2(Design*des)
/* /*
* $Log: synth2.cc,v $ * $Log: synth2.cc,v $
* Revision 1.39.2.15 2006/01/01 02:25:07 steve
* Case statement handles partial outputs.
*
* Revision 1.39.2.14 2006/01/01 01:30:39 steve * Revision 1.39.2.14 2006/01/01 01:30:39 steve
* Allow for implicit case default in synchronous processes. * Allow for implicit case default in synchronous processes.
* *