luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Logic devices now working again

This commit is contained in:
Nick Gasson 2008-07-29 12:11:44 +01:00
parent 1a45e9164f
commit c0c838f1bc
2 changed files with 17 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
tgt-vhdl/scope.cc
View File

@ -244,8 +244,23 @@ void draw_nexus(ivl_nexus_t nexus)
draw_nexus(nexus);
}
nexus_private_t *priv =
static_cast<nexus_private_t*>(ivl_nexus_get_private(nexus));
assert(priv);
ivl_signal_t sig = visible_nexus_signal(priv, scope);
assert(sig);
const string &renamed = get_renamed_signal(sig);
cout << "--> signal " << renamed << endl;
vhdl_decl *decl = scope->get_decl(renamed);
assert(decl);
assert(false);
vhdl_type *type = new vhdl_type(*(decl->get_type()));
return new vhdl_var_ref(renamed.c_str(), type);
}

2
tgt-vhdl/vhdl.cc
View File

@ -158,7 +158,7 @@ extern "C" int target_design(ivl_design_t des)
for (unsigned int i = 0; i < nroots; i++)
draw_scope(roots[i], NULL);
//ivl_design_process(des, draw_process, NULL);
ivl_design_process(des, draw_process, NULL);
// Write the generated elements to the output file
// only if there are no errors