luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix a typo in the man page 

(cherry picked from commit f95ae911d0)
This commit is contained in:
Konst Mayer 2019-03-13 00:14:58 +07:00 committed by Martin Whitaker
parent 41c6a0e0fe
commit bd721c1483
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
driver/iverilog.man.in
View File

@ -264,7 +264,7 @@ that contain Verilog source files. During elaboration, the compiler
notices the instantiation of undefined module types. If the user notices the instantiation of undefined module types. If the user
specifies library search directories, the compiler will search the specifies library search directories, the compiler will search the
directory for files with the name of the missing module type. If it directory for files with the name of the missing module type. If it
finds such a file, it loads it as a Verilog source file, they tries finds such a file, it loads it as a Verilog source file, then tries
again to elaborate the module. again to elaborate the module.
Library module files should contain only a single module, but this is Library module files should contain only a single module, but this is