luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add comments file/line number comments 

Added to entities, architectures, and processes
This commit is contained in:
Nick Gasson 2008-08-01 21:21:42 +01:00
parent e0834f7f38
commit bb80b432e6
2 changed files with 7 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
tgt-vhdl/process.cc
View File

@ -67,8 +67,10 @@ static int generate_vhdl_process(vhdl_entity *ent, ivl_process_t proc)
const char *type = ivl_process_type(proc) == IVL_PR_INITIAL const char *type = ivl_process_type(proc) == IVL_PR_INITIAL
? "initial" : "always"; ? "initial" : "always";
std::ostringstream ss; std::ostringstream ss;
ss << "Generated from " << type << " process in "; ss << "Generated from " << type << " process in "
ss << ivl_scope_tname(scope); << ivl_scope_tname(scope) << " ("
<< ivl_scope_file(scope) << " line "
<< ivl_scope_lineno(scope) << ")";
vhdl_proc->set_comment(ss.str()); vhdl_proc->set_comment(ss.str());
set_active_entity(NULL); set_active_entity(NULL);

4
tgt-vhdl/scope.cc
View File

@ -556,7 +556,9 @@ static void create_skeleton_entity_for(ivl_scope_t scope)
// Build a comment to add to the entity/architecture // Build a comment to add to the entity/architecture
ostringstream ss; ostringstream ss;
ss << "Generated from Verilog module " << ivl_scope_tname(scope); ss << "Generated from Verilog module " << ivl_scope_tname(scope)
<< " (" << ivl_scope_file(scope) << " line "
<< ivl_scope_lineno(scope) << ")";
arch->set_comment(ss.str()); arch->set_comment(ss.str());
ent->set_comment(ss.str()); ent->set_comment(ss.str());