luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Properly initialize registers.

This commit is contained in:
steve 1999-11-29 00:38:27 +00:00
parent dab47610ed
commit bb68753bd2
1 changed files with 8 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
t-vvm.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#if !defined(WINNT)
#ident "$Id: t-vvm.cc,v 1.85 1999/11/28 23:59:22 steve Exp $"
#ident "$Id: t-vvm.cc,v 1.86 1999/11/29 00:38:27 steve Exp $"
#endif
# include <iostream>
@ -747,6 +747,10 @@ void target_vvm::signal(ostream&os, const NetNet*sig)
map<string,bool>written;
init_code << " " << mangle(sig->name()) << ".init_P("
<< idx << ", V" << sig->get_ival(idx) << ");"
<< endl;
for (const NetObj::Link*lnk = sig->pin(idx).next_link()
; (*lnk) != sig->pin(idx) ; lnk = lnk->next_link()) {
@ -1951,6 +1955,9 @@ extern const struct target tgt_vvm = {
};
/*
* $Log: t-vvm.cc,v $
* Revision 1.86 1999/11/29 00:38:27 steve
* Properly initialize registers.
*
* Revision 1.85 1999/11/28 23:59:22 steve
* Remove useless tests for NetESignal.
*