luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix anyedge to not trigger on time-0 input of 'bx. 

This assumes that an input is initially 'bx, so a time-0 input
of X need not trigger events.
This commit is contained in:
Stephen Williams 2010-03-09 18:22:31 -08:00
parent dcc759d417
commit babfd72074
1 changed files with 14 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
vvp/event.cc
View File

@ -377,7 +377,20 @@ bool vvp_fun_anyedge::recv_vec4_(vvp_net_ptr_t port, const vvp_vector4_t&bit,
bool flag = false;
if (old_bits.size() != bit.size()) {
flag = true;
if (old_bits.size() == 0) {
// Special case: If we've not seen any input yet
// (old_bits.size()==0) then replace it will a reference
// vector that is 'bx. Then compare that with the input
// to see if we are processing a change from 'bx.
old_bits = vvp_vector4_t(bit.size(), BIT4_X);
if (old_bits.eeq(bit))
flag = false;
else
flag = true;
} else {
flag = true;
}
} else {
for (unsigned idx = 0 ; idx < bit.size() ; idx += 1) {