luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add regression test for issue #1242.

This commit is contained in:
Martin Whitaker 2025-05-11 11:38:58 +01:00
parent 2b01cf335c
commit b7f9be9370
4 changed files with 15 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
ivtest/gold/br_gh1242-vvp-stdout.gold Normal file
View File

@ -0,0 +1 @@
ivltests/br_gh1242.v:6: $finish(1) called at 0 (1s)

8
ivtest/ivltests/br_gh1242.v Normal file
View File

@ -0,0 +1,8 @@
module test;
// synthesis translate_on
// synthesis translate_off
initial $finish(1);
endmodule

1
ivtest/regress-vvp.list
View File

@ -64,6 +64,7 @@ br_gh1180a vvp_tests/br_gh1180a.json
br_gh1180b vvp_tests/br_gh1180b.json
br_gh1181 vvp_tests/br_gh1181.json
br_gh1184 vvp_tests/br_gh1184.json
br_gh1242 vvp_tests/br_gh1242.json
ca_time_real vvp_tests/ca_time_real.json
case1 vvp_tests/case1.json
case2 vvp_tests/case2.json

5
ivtest/vvp_tests/br_gh1242.json Normal file
View File

@ -0,0 +1,5 @@
{
"type" : "normal",
"source" : "br_gh1242.v",
"gold" : "br_gh1242"
}