luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update tgt-pcb make clean target to remove lex/yacc generated file.

This commit is contained in:
Cary R 2013-07-22 10:30:39 -07:00
parent 11696e23d1
commit af48acca14
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
tgt-pcb/Makefile.in
View File

@ -53,6 +53,7 @@ all: dep pcb.tgt
check: all check: all
clean: clean:
rm -f fp.cc fp.h fp.output fp_lex.cc
rm -rf *.o dep pcb.tgt rm -rf *.o dep pcb.tgt
distclean: clean distclean: clean