luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Compilation warning.

This commit is contained in:
steve 1999-05-31 15:46:20 +00:00
parent b9b1531a34
commit ac6e15aeae
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
design_dump.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#if !defined(WINNT)
#ident "$Id: design_dump.cc,v 1.25 1999/05/30 01:11:46 steve Exp $"
#ident "$Id: design_dump.cc,v 1.26 1999/05/31 15:46:20 steve Exp $"
#endif
/*
@ -288,7 +288,7 @@ void NetAssign::dump(ostream&o, unsigned ind) const
{
o << setw(ind) << "";
NetNet*sig;
const NetNet*sig;
unsigned msb, lsb;
find_lval_range(sig, msb, lsb);
o << sig->name() << "[" << msb;
@ -598,6 +598,9 @@ void Design::dump(ostream&o) const
/*
* $Log: design_dump.cc,v $
* Revision 1.26 1999/05/31 15:46:20 steve
* Compilation warning.
*
* Revision 1.25 1999/05/30 01:11:46 steve
* Exressions are trees that can duplicate, and not DAGS.
*