luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix >= compare not detecting right X bits. 

Oops, never properly checking that the right value has XZ bits.
This commit is contained in:
Stephen Williams 2008-04-24 11:05:11 -07:00
parent bd170d05ad
commit abaab602bc
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vvp/vvp_net.cc
View File

@ -2726,7 +2726,7 @@ vvp_bit4_t compare_gtge(const vvp_vector4_t&lef, const vvp_vector4_t&rig,
return BIT4_X; return BIT4_X;
// Check for X/Z in the right operand // Check for X/Z in the right operand
if (lef.has_xz()) if (rig.has_xz())
return BIT4_X; return BIT4_X;
for (unsigned idx = lef.size() ; idx > rig.size() ; idx -= 1) { for (unsigned idx = lef.size() ; idx > rig.size() ; idx -= 1) {