luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Proper initialization of registers.

This commit is contained in:
steve 1999-07-10 03:00:05 +00:00
parent c8d13d7a1c
commit aa938a309d
2 changed files with 22 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
elaborate.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/ */
#if !defined(WINNT) #if !defined(WINNT)
#ident "$Id: elaborate.cc,v 1.51 1999/07/10 02:19:26 steve Exp $" #ident "$Id: elaborate.cc,v 1.52 1999/07/10 03:00:05 steve Exp $"
#endif #endif
/* /*
@ -177,6 +177,14 @@ void PWire::elaborate(Design*des, const string&path) const
sig->set_line(*this); sig->set_line(*this);
sig->port_type(port_type_); sig->port_type(port_type_);
sig->set_attributes(attributes); sig->set_attributes(attributes);
verinum::V iv = verinum::Vz;
if (wtype == NetNet::REG)
iv = verinum::Vx;
for (unsigned idx = 0 ; idx < wid ; idx += 1)
sig->set_ival(idx, iv);
des->add_signal(sig); des->add_signal(sig);
} }
} }
@ -1715,6 +1723,9 @@ Design* elaborate(const map<string,Module*>&modules,
/* /*
* $Log: elaborate.cc,v $ * $Log: elaborate.cc,v $
* Revision 1.52 1999/07/10 03:00:05 steve
* Proper initialization of registers.
*
* Revision 1.51 1999/07/10 02:19:26 steve * Revision 1.51 1999/07/10 02:19:26 steve
* Support concatenate in l-values. * Support concatenate in l-values.
* *

13
t-vvm.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/ */
#if !defined(WINNT) #if !defined(WINNT)
#ident "$Id: t-vvm.cc,v 1.29 1999/07/10 01:02:08 steve Exp $" #ident "$Id: t-vvm.cc,v 1.30 1999/07/10 03:00:05 steve Exp $"
#endif #endif
# include <iostream> # include <iostream>
@ -428,8 +428,12 @@ void target_vvm::signal(ostream&os, const NetNet*sig)
if (sig->get_ival(idx) == verinum::Vz) if (sig->get_ival(idx) == verinum::Vz)
continue; continue;
for (const NetObj::Link*lnk = sig->pin(0).next_link() for (const NetObj::Link*lnk = sig->pin(idx).next_link()
; (*lnk) != sig->pin(0) ; lnk = lnk->next_link()) { ; (*lnk) != sig->pin(idx) ; lnk = lnk->next_link()) {
if (lnk->get_dir() == NetObj::Link::OUTPUT)
continue;
const NetNode*net; const NetNode*net;
if ((net = dynamic_cast<const NetNode*>(lnk->get_obj()))) { if ((net = dynamic_cast<const NetNode*>(lnk->get_obj()))) {
init_code << " " << init_code << " " <<
@ -1263,6 +1267,9 @@ extern const struct target tgt_vvm = {
}; };
/* /*
* $Log: t-vvm.cc,v $ * $Log: t-vvm.cc,v $
* Revision 1.30 1999/07/10 03:00:05 steve
* Proper initialization of registers.
*
* Revision 1.29 1999/07/10 01:02:08 steve * Revision 1.29 1999/07/10 01:02:08 steve
* Handle number constants as parameters. * Handle number constants as parameters.
* *