luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Do not elide ports of cells.

This commit is contained in:
steve 2003-06-25 04:46:03 +00:00
parent e8a222e783
commit a9595fe6ba
1 changed files with 9 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
nodangle.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/ */
#ifdef HAVE_CVS_IDENT #ifdef HAVE_CVS_IDENT
#ident "$Id: nodangle.cc,v 1.18 2003/04/22 04:48:30 steve Exp $" #ident "$Id: nodangle.cc,v 1.19 2003/06/25 04:46:03 steve Exp $"
#endif #endif
# include "config.h" # include "config.h"
@ -83,6 +83,11 @@ void nodangle_f::signal(Design*des, NetNet*sig)
&& (sig->scope()->type() == NetScope::FUNC)) && (sig->scope()->type() == NetScope::FUNC))
return; return;
/* Can't delete ports of cells. */
if ((sig->port_type() != NetNet::NOT_A_PORT)
&& (sig->scope()->attribute("ivl_synthesis_cell") != verinum()))
return;
/* Check to see if the signal is completely unconnected. If /* Check to see if the signal is completely unconnected. If
all the bits are unlinked, then delete it. */ all the bits are unlinked, then delete it. */
bool linked_flag = false; bool linked_flag = false;
@ -164,6 +169,9 @@ void nodangle(Design*des)
/* /*
* $Log: nodangle.cc,v $ * $Log: nodangle.cc,v $
* Revision 1.19 2003/06/25 04:46:03 steve
* Do not elide ports of cells.
*
* Revision 1.18 2003/04/22 04:48:30 steve * Revision 1.18 2003/04/22 04:48:30 steve
* Support event names as expressions elements. * Support event names as expressions elements.
* *