mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-08-22 05:47:31 +02:00
gcc4 compile errors.
This commit is contained in:
+6
-2
@@ -16,7 +16,7 @@
|
||||
* along with this program; if not, write to the Free Software
|
||||
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
|
||||
*/
|
||||
#ident "$Id: part.cc,v 1.7 2005/06/26 21:08:11 steve Exp $"
|
||||
#ident "$Id: part.cc,v 1.8 2005/07/14 23:34:19 steve Exp $"
|
||||
|
||||
# include "compile.h"
|
||||
# include "vvp_net.h"
|
||||
@@ -69,7 +69,8 @@ void vvp_fun_part_pv::recv_vec4(vvp_net_ptr_t port, const vvp_vector4_t&bit)
|
||||
if (bit.size() != wid_) {
|
||||
cerr << "internal error: part_pv data mismatch. "
|
||||
<< "base_=" << base_ << ", wid_=" << wid_
|
||||
<< ", vwid_=" << vwid_ << ", bit=" << bit << endl;
|
||||
<< ", vwid_=" << vwid_ << ", bit=" // XXX << bit
|
||||
<< endl;
|
||||
}
|
||||
assert(bit.size() == wid_);
|
||||
|
||||
@@ -166,6 +167,9 @@ void compile_part_select_var(char*label, char*source, char*var,
|
||||
|
||||
/*
|
||||
* $Log: part.cc,v $
|
||||
* Revision 1.8 2005/07/14 23:34:19 steve
|
||||
* gcc4 compile errors.
|
||||
*
|
||||
* Revision 1.7 2005/06/26 21:08:11 steve
|
||||
* More verbose debugging of part select width errors.
|
||||
*
|
||||
|
||||
Reference in New Issue
Block a user