luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

A real wire needs an explicit initial value. 

To keep valgrind happy we need to give real wires an explicit
initial value of 0.0.
This commit is contained in:
Cary R 2009-09-25 11:45:04 -07:00 committed by Stephen Williams
parent 91a16764e7
commit a84faabdb0
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
vvp/vvp_net_sig.cc
View File

@ -911,6 +911,7 @@ vvp_vector4_t vvp_wire_vec8::vec4_value() const
} }
vvp_wire_real::vvp_wire_real() vvp_wire_real::vvp_wire_real()
: bit_(0.0)
{ {
} }