luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-08-22 05:47:31 +02:00
Code Issues Packages Projects Releases Wiki Activity

Use the port that has already been fetched.

Browse Source 
This patch reuses the port that has already been fetched vs
fetching it again.
This commit is contained in:
Cary R
2009-04-08 17:45:25 -07:00
committed by Stephen Williams
parent 4b2e5e5914
commit a7741d2bd5
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
vvp/logic.cc
+2 -2
View File
@@ -1,5 +1,5 @@
/* /*
* Copyright (c) 2001-2008 Stephen Williams ([email protected]) * Copyright (c) 2001-2009 Stephen Williams ([email protected])
* *
* This source code is free software; you can redistribute it * This source code is free software; you can redistribute it
* and/or modify it in source code form under the terms of the GNU * and/or modify it in source code form under the terms of the GNU
@@ -49,7 +49,7 @@ void vvp_fun_boolean_::recv_vec4(vvp_net_ptr_t ptr, const vvp_vector4_t&bit,
if (input_[port] .eeq( bit )) if (input_[port] .eeq( bit ))
return; return;
input_[ptr.port()] = bit; input_[port] = bit;
if (net_ == 0) { if (net_ == 0) {
net_ = ptr.ptr(); net_ = ptr.ptr();
schedule_generic(this, 0, false); schedule_generic(this, 0, false);