luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix comparisons that use sb_to_idx() 

A recent change to sb_to_idx() made it return a signed value
where it previously returned an unsigned value. This patch adds
explicit casts to remove the two signed vs unsigned comparison
warning messages.
This commit is contained in:
Cary R 2008-05-13 11:04:56 -07:00 committed by Stephen Williams
parent 2b4f7f8aed
commit a6dd97a5a6
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
elab_expr.cc
View File

@ -1449,7 +1449,7 @@ NetExpr* PEIdent::elaborate_expr_net_part_(Design*des, NetScope*scope,
} }
if (net->sig()->sb_to_idx(msv) >= net->vector_width()) { if (net->sig()->sb_to_idx(msv) >= (signed) net->vector_width()) {
cerr << get_fileline() << ": error: part select [" cerr << get_fileline() << ": error: part select ["
<< msv << ":" << lsv << "] out of range." << endl; << msv << ":" << lsv << "] out of range." << endl;
des->errors += 1; des->errors += 1;
@ -1558,7 +1558,8 @@ NetExpr* PEIdent::elaborate_expr_net_idx_do_(Design*des, NetScope*scope,
// If the part select covers exactly the entire // If the part select covers exactly the entire
// vector, then do not bother with it. Return the // vector, then do not bother with it. Return the
// signal itself. // signal itself.
if (net->sig()->sb_to_idx(lsv) == (wid-1) && wid == net->vector_width()) if (net->sig()->sb_to_idx(lsv) == (signed) (wid-1) &&
wid == net->vector_width())
return net; return net;
// Otherwise, make a part select that covers the right range. // Otherwise, make a part select that covers the right range.