luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix the modpath delay to ignore bits that are not changing

This commit is contained in:
Cary R 2015-10-21 22:00:50 -07:00
parent a682e13d82
commit a4306dbac1
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
vvp/delay.cc
View File

@ -645,8 +645,11 @@ void vvp_fun_modpath::recv_vec4(vvp_net_ptr_t port, const vvp_vector4_t&bit,
and schedule an event for each partial change. Hard! */ and schedule an event for each partial change. Hard! */
for (unsigned idx = 1 ; idx < bit.size() ; idx += 1) { for (unsigned idx = 1 ; idx < bit.size() ; idx += 1) {
vvp_time64_t tmp = delay_from_edge(cur_vec4_.value(idx), vvp_time64_t tmp = delay_from_edge(cur_vec4_.value(idx),
bit.value(0), bit.value(idx),
out_at); out_at);
/* If the current and new bit values match then no delay
* is needed for this bit. */
if (cur_vec4_.value(idx) == bit.value(idx)) continue;
assert(tmp == use_delay); assert(tmp == use_delay);
} }