luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Proper expression type for vhdl relation expressions.

This commit is contained in:
Stephen Williams 2011-10-16 11:02:07 -07:00
parent 93e5a72d84
commit a109df04bb
1 changed files with 1 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
vhdlpp/expression_elaborate.cc
View File

@ -419,24 +419,7 @@ const VType* ExpRelation::probe_type(Entity*ent, Architecture*arc) const
const VType*type1 = peek_operand1()->probe_type(ent, arc);
const VType*type2 = peek_operand2()->probe_type(ent, arc);
if (type1 == type2)
return type1;
if (type1 && !type2)
return type1;
if (type2 && !type1)
return type2;
const VTypeArray*type1a = dynamic_cast<const VTypeArray*>(type1);
const VTypeArray*type2a = dynamic_cast<const VTypeArray*>(type2);
if (type1a && type2a && type1a->element_type()==type2a->element_type()) {
return type1a->element_type();
}
cerr << get_fileline() << ": error: Type mismatch in relation expression." << endl;
return type1;
return primitive_BOOLEAN;
}
int ExpRelation::elaborate_expr(Entity*ent, Architecture*arc, const VType*ltype)